You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Bruce Allan c6e7f51e73 e1000e: workaround invalid Tx/Rx tail descriptor register write ... When the Manageability Engine (ME) is enabled on 82579, it periodically accesses some MAC CSR registers. There is an arbiter in hardware which prevents simultaneous access of these registers by the host software, i.e. the driver. There is a hardware bug in the aribter that signals a host access of the registers later than it actually happens. A write of the Transmit or Receive Descriptor Tail register could result in an incorrect value if the driver and ME perform simultaneous accesses which could result in an access to an invalid memory address. This would return an Unsupported Request which could hang the hardware. Workaround the issue by checking the FWSM register bit24 which is set by ME before it accesses the MAC CSR registers. Signed-off-by: Bruce Allan <bruce.w.allan@intel.com> Tested-by: Jeff Pieper <jeffrey.e.pieper@intel.com> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>		14 years ago
..
82571.c	e1000e: do not disable receiver on 82574/82583	14 years ago
Makefile	…
defines.h	…
e1000.h	e1000e: workaround invalid Tx/Rx tail descriptor register write	14 years ago
es2lan.c	intel drivers: repair missing flush operations	14 years ago
ethtool.c	e1000e: do not disable receiver on 82574/82583	14 years ago
hw.h	…
ich8lan.c	e1000e: workaround invalid Tx/Rx tail descriptor register write	14 years ago
lib.c	e1000e: alternate MAC address update	14 years ago
netdev.c	e1000e: workaround invalid Tx/Rx tail descriptor register write	14 years ago
param.c	…
phy.c	intel drivers: repair missing flush operations	14 years ago