You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Dinh Nguyen a30d27ed73 clk: socfpga: fix clock driver for 3.15 ... commit [1771b10d6 clk: respect the clock dependencies in of_clk_init] exposed a flaw in the socfpga clock driver and prevents the platform from booting on 3.15-rc1. Because the "altr,clk-mgr" is not really a clock, it should not be using CLK_OF_DECLARE, instead we should be mapping the clk-mgr's base address one of the functional clock init function. Use the socfpga_pll_init function to map the clk_mgr_base_addr as this clock should always be initialized first. Signed-off-by: Dinh Nguyen <dinguyen@altera.com> Tested-by: Pavel Machek <pavel@denx.de>		11 years ago
..
Makefile	clk: socfpga: split clk code	11 years ago
clk-gate.c	clk: socfpga: Add a clk-phase property to the "altr,socfpga-gate-clk"	11 years ago
clk-periph.c	clk: socfpga: split clk code	11 years ago
clk-pll.c	clk: socfpga: fix clock driver for 3.15	11 years ago
clk.c	clk: socfpga: fix clock driver for 3.15	11 years ago
clk.h	clk: socfpga: split clk code	11 years ago