You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Randy Vinson 3620fc1da2 [POWERPC] 85xxCDS: Allow 8259 cascade to share an MPIC interrupt line. ... The Freescale MPC8555CDS and MPC8548CDS reference hardware has a legacy 8259 interrupt controller pair contained within a VIA VT82C686B Southbridge on the main carrier board. The processor complex plugs into the carrier card using a PCI slot which limits the available interrupts to the INTA-INTD PCI interrupts. The output of the 8259 cascade pair is routed through a gate array and connected to the PCI INTA interrupt line. The normal interrupt chaining hook (set_irq_chained_handler) does not allow sharing of the chained interrupt which prevents the use of PCI INTA by PCI devices. This patch allows the 8259 cascade pair to share their interrupt line with PCI devices. NOTE: The addition of the .end routine for the MPIC is not strictly necessary for this patch. It's there so this code will run from within the threaded interrupt context used by the Real Time patch. Signed-off-by: Randy Vinson <rvinson@mvista.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>		18 years ago
..
4xx	…
8xx	…
44x	…
52xx	…
82xx	…
83xx	…
85xx	[POWERPC] 85xxCDS: Allow 8259 cascade to share an MPIC interrupt line.	18 years ago
86xx	…
cell	…
celleb	…
chrp	…
embedded6xx	…
iseries	…
maple	…
pasemi	…
powermac	…
prep	…
ps3	…
pseries	…
Kconfig	…
Kconfig.cputype	…
Makefile	…