You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
215 lines
4.9 KiB
215 lines
4.9 KiB
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2022 The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _WCD938X_INTERNAL_H
|
|
#define _WCD938X_INTERNAL_H
|
|
|
|
#include <asoc/wcd-mbhc-v2.h>
|
|
#include <asoc/wcd-irq.h>
|
|
#include <asoc/wcd-clsh.h>
|
|
#include "wcd938x-mbhc.h"
|
|
|
|
#define SWR_SCP_CONTROL 0x44
|
|
#define SWR_SCP_HOST_CLK_DIV2_CTL_BANK 0xE0
|
|
#define WCD938X_MAX_MICBIAS 4
|
|
|
|
/* Convert from vout ctl to micbias voltage in mV */
|
|
#define WCD_VOUT_CTL_TO_MICB(v) (1000 + v * 50)
|
|
#define MAX_PORT 8
|
|
#define MAX_CH_PER_PORT 8
|
|
#define TX_ADC_MAX 4
|
|
|
|
enum {
|
|
TX_HDR12 = 0,
|
|
TX_HDR34,
|
|
TX_HDR_MAX,
|
|
};
|
|
|
|
extern struct regmap_config wcd938x_regmap_config;
|
|
|
|
struct codec_port_info {
|
|
u32 slave_port_type;
|
|
u32 master_port_type;
|
|
u32 ch_mask;
|
|
u32 num_ch;
|
|
u32 ch_rate;
|
|
};
|
|
|
|
struct wcd938x_priv {
|
|
struct device *dev;
|
|
|
|
int variant;
|
|
struct snd_soc_codec *codec;
|
|
struct device_node *rst_np;
|
|
struct regmap *regmap;
|
|
|
|
struct swr_device *rx_swr_dev;
|
|
struct swr_device *tx_swr_dev;
|
|
|
|
s32 micb_ref[WCD938X_MAX_MICBIAS];
|
|
s32 pullup_ref[WCD938X_MAX_MICBIAS];
|
|
|
|
struct fw_info *fw_data;
|
|
struct device_node *wcd_rst_np;
|
|
|
|
struct mutex micb_lock;
|
|
struct mutex wakeup_lock;
|
|
s32 dmic_0_1_clk_cnt;
|
|
s32 dmic_2_3_clk_cnt;
|
|
s32 dmic_4_5_clk_cnt;
|
|
s32 dmic_6_7_clk_cnt;
|
|
int hdr_en[TX_HDR_MAX];
|
|
/* class h specific info */
|
|
struct wcd_clsh_cdc_info clsh_info;
|
|
/* mbhc module */
|
|
struct wcd938x_mbhc *mbhc;
|
|
|
|
u32 hph_mode;
|
|
u32 cfilt_val;
|
|
u32 tx_mode[TX_ADC_MAX];
|
|
bool comp1_enable;
|
|
bool comp2_enable;
|
|
bool ldoh;
|
|
bool bcs_dis;
|
|
struct irq_domain *virq;
|
|
struct wcd_irq_info irq_info;
|
|
u32 rx_clk_cnt;
|
|
int num_irq_regs;
|
|
/* to track the status */
|
|
unsigned long status_mask;
|
|
|
|
u8 num_tx_ports;
|
|
u8 num_rx_ports;
|
|
struct codec_port_info
|
|
tx_port_mapping[MAX_PORT][MAX_CH_PER_PORT];
|
|
struct codec_port_info
|
|
rx_port_mapping[MAX_PORT][MAX_CH_PER_PORT];
|
|
struct regulator_bulk_data *supplies;
|
|
struct notifier_block nblock;
|
|
/* wcd callback to bolero */
|
|
void *handle;
|
|
int (*update_wcd_event)(void *handle, u16 event, u32 data);
|
|
int (*register_notifier)(void *handle,
|
|
struct notifier_block *nblock,
|
|
bool enable);
|
|
int (*wakeup)(void *handle, bool enable);
|
|
u32 version;
|
|
/* Entry for version info */
|
|
struct snd_info_entry *entry;
|
|
struct snd_info_entry *version_entry;
|
|
struct snd_info_entry *variant_entry;
|
|
int flyback_cur_det_disable;
|
|
int ear_rx_path;
|
|
bool dev_up;
|
|
int micb_enabled[WCD938X_MAX_MICBIAS];
|
|
};
|
|
|
|
struct wcd938x_micbias_setting {
|
|
u8 ldoh_v;
|
|
u32 cfilt1_mv;
|
|
u32 micb1_mv;
|
|
u32 micb2_mv;
|
|
u32 micb3_mv;
|
|
u32 micb4_mv;
|
|
u8 bias1_cfilt_sel;
|
|
};
|
|
|
|
#ifdef CONFIG_SND_SOC_IMPED_SENSING
|
|
#define MAX_IMPEDANCE_TABLE 8
|
|
|
|
struct wcd938x_gain_table {
|
|
uint32_t min; /* Min impedance */
|
|
uint32_t max; /* Max impedance */
|
|
int gain; /* additional gain */
|
|
};
|
|
#endif
|
|
|
|
struct wcd938x_pdata {
|
|
struct device_node *rst_np;
|
|
struct device_node *rx_slave;
|
|
struct device_node *tx_slave;
|
|
struct wcd938x_micbias_setting micbias;
|
|
|
|
struct cdc_regulator *regulator;
|
|
int num_supplies;
|
|
#ifdef CONFIG_SND_SOC_IMPED_SENSING
|
|
struct wcd938x_gain_table imp_table[MAX_IMPEDANCE_TABLE];
|
|
#endif
|
|
|
|
};
|
|
|
|
struct wcd_ctrl_platform_data {
|
|
void *handle;
|
|
int (*update_wcd_event)(void *handle, u16 event, u32 data);
|
|
int (*register_notifier)(void *handle,
|
|
struct notifier_block *nblock,
|
|
bool enable);
|
|
};
|
|
|
|
enum {
|
|
WCD_RX1,
|
|
WCD_RX2,
|
|
WCD_RX3
|
|
};
|
|
|
|
enum {
|
|
BOLERO_WCD_EVT_TX_CH_HOLD_CLEAR = 1,
|
|
BOLERO_WCD_EVT_PA_OFF_PRE_SSR,
|
|
BOLERO_WCD_EVT_SSR_DOWN,
|
|
BOLERO_WCD_EVT_SSR_UP,
|
|
BOLERO_WCD_EVT_CLK_NOTIFY,
|
|
};
|
|
|
|
enum {
|
|
WCD_BOLERO_EVT_RX_MUTE = 1, /* for RX mute/unmute */
|
|
WCD_BOLERO_EVT_IMPED_TRUE, /* for imped true */
|
|
WCD_BOLERO_EVT_IMPED_FALSE, /* for imped false */
|
|
WCD_BOLERO_EVT_RX_COMPANDER_SOFT_RST,
|
|
WCD_BOLERO_EVT_BCS_CLK_OFF,
|
|
#ifdef CONFIG_SND_SOC_IMPED_SENSING
|
|
SEC_WCD_BOLERO_EVT_IMPED_TRUE, /* for SEC imped true */
|
|
#endif
|
|
};
|
|
|
|
enum {
|
|
/* INTR_CTRL_INT_MASK_0 */
|
|
WCD938X_IRQ_MBHC_BUTTON_RELEASE_DET = 0,
|
|
WCD938X_IRQ_MBHC_BUTTON_PRESS_DET,
|
|
WCD938X_IRQ_MBHC_ELECT_INS_REM_DET,
|
|
WCD938X_IRQ_MBHC_ELECT_INS_REM_LEG_DET,
|
|
WCD938X_IRQ_MBHC_SW_DET,
|
|
WCD938X_IRQ_HPHR_OCP_INT,
|
|
WCD938X_IRQ_HPHR_CNP_INT,
|
|
WCD938X_IRQ_HPHL_OCP_INT,
|
|
|
|
/* INTR_CTRL_INT_MASK_1 */
|
|
WCD938X_IRQ_HPHL_CNP_INT,
|
|
WCD938X_IRQ_EAR_CNP_INT,
|
|
WCD938X_IRQ_EAR_SCD_INT,
|
|
WCD938X_IRQ_AUX_CNP_INT,
|
|
WCD938X_IRQ_AUX_SCD_INT,
|
|
WCD938X_IRQ_HPHL_PDM_WD_INT,
|
|
WCD938X_IRQ_HPHR_PDM_WD_INT,
|
|
WCD938X_IRQ_AUX_PDM_WD_INT,
|
|
|
|
/* INTR_CTRL_INT_MASK_2 */
|
|
WCD938X_IRQ_LDORT_SCD_INT,
|
|
WCD938X_IRQ_MBHC_MOISTURE_INT,
|
|
WCD938X_IRQ_HPHL_SURGE_DET_INT,
|
|
WCD938X_IRQ_HPHR_SURGE_DET_INT,
|
|
WCD938X_NUM_IRQS,
|
|
};
|
|
|
|
extern struct wcd938x_mbhc *wcd938x_soc_get_mbhc(
|
|
struct snd_soc_codec *codec);
|
|
extern void wcd938x_disable_bcs_before_slow_insert(
|
|
struct snd_soc_codec *codec,
|
|
bool bcs_disable);
|
|
extern int wcd938x_mbhc_micb_adjust_voltage(struct snd_soc_codec *codec,
|
|
int volt, int micb_num);
|
|
extern int wcd938x_get_micb_vout_ctl_val(u32 micb_mv);
|
|
extern int wcd938x_micbias_control(struct snd_soc_codec *codec,
|
|
int micb_num, int req, bool is_dapm);
|
|
#endif /* _WCD938X_INTERNAL_H */
|
|
|