|
|
|
@ -123,8 +123,10 @@ |
|
|
|
|
|
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
aliases { }; |
|
|
|
|
aliases { |
|
|
|
|
sdhc1 = &sdhc_1; /* SDC1 eMMC slot */ |
|
|
|
|
sdhc2 = &sdhc_2; /* SDC2 for SD card */ |
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
soc: soc { }; |
|
|
|
|
|
|
|
|
@ -301,6 +303,95 @@ |
|
|
|
|
status = "disabled"; |
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
sdhc_1: sdhci@7824900 { |
|
|
|
|
compatible = "qcom,sdhci-msm"; |
|
|
|
|
reg = <0x7824900 0x500>, <0x7824000 0x800>, <0x7824e00 0x200>; |
|
|
|
|
reg-names = "hc_mem", "core_mem", "cmdq_mem"; |
|
|
|
|
|
|
|
|
|
interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>; |
|
|
|
|
interrupt-names = "hc_irq", "pwr_irq"; |
|
|
|
|
|
|
|
|
|
qcom,bus-width = <8>; |
|
|
|
|
qcom,large-address-bus; |
|
|
|
|
|
|
|
|
|
qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 |
|
|
|
|
192000000 384000000>; |
|
|
|
|
qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v"; |
|
|
|
|
|
|
|
|
|
qcom,devfreq,freq-table = <50000000 200000000>; |
|
|
|
|
|
|
|
|
|
qcom,msm-bus,name = "sdhc1"; |
|
|
|
|
qcom,msm-bus,num-cases = <9>; |
|
|
|
|
qcom,msm-bus,num-paths = <1>; |
|
|
|
|
qcom,msm-bus,vectors-KBps = <78 512 0 0>, /* No vote */ |
|
|
|
|
<78 512 1046 3200>, /* 400 KB/s*/ |
|
|
|
|
<78 512 52286 160000>, /* 20 MB/s */ |
|
|
|
|
<78 512 65360 200000>, /* 25 MB/s */ |
|
|
|
|
<78 512 130718 400000>, /* 50 MB/s */ |
|
|
|
|
<78 512 130718 400000>, /* 100 MB/s */ |
|
|
|
|
<78 512 261438 800000>, /* 200 MB/s */ |
|
|
|
|
<78 512 261438 800000>, /* 400 MB/s */ |
|
|
|
|
<78 512 1338562 4096000>; /* Max. bandwidth */ |
|
|
|
|
qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 |
|
|
|
|
50000000 100000000 200000000 400000000 4294967295>; |
|
|
|
|
|
|
|
|
|
clocks = <&gcc GCC_SDCC1_AHB_CLK>, |
|
|
|
|
<&gcc GCC_SDCC1_APPS_CLK>, |
|
|
|
|
<&gcc GCC_SDCC1_ICE_CORE_CLK>; |
|
|
|
|
clock-names = "iface_clk", "core_clk", "ice_core_clk"; |
|
|
|
|
|
|
|
|
|
qcom,scaling-lower-bus-speed-mode = "DDR52"; |
|
|
|
|
|
|
|
|
|
/* DLL HSR settings. Refer go/hsr - <Target> DLL settings */ |
|
|
|
|
qcom,dll-hsr-list = <0x00076400 0x0 0x0 0x0 0x00040874>; |
|
|
|
|
|
|
|
|
|
qcom,nonremovable; |
|
|
|
|
status = "disabled"; |
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
sdhc_2: sdhci@7864900 { |
|
|
|
|
compatible = "qcom,sdhci-msm"; |
|
|
|
|
reg = <0x7864900 0x500>, <0x7864000 0x800>; |
|
|
|
|
reg-names = "hc_mem", "core_mem"; |
|
|
|
|
|
|
|
|
|
interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>; |
|
|
|
|
interrupt-names = "hc_irq", "pwr_irq"; |
|
|
|
|
|
|
|
|
|
qcom,bus-width = <4>; |
|
|
|
|
qcom,large-address-bus; |
|
|
|
|
|
|
|
|
|
qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 |
|
|
|
|
200000000>; |
|
|
|
|
qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", |
|
|
|
|
"SDR104"; |
|
|
|
|
qcom,msm-bus,name = "sdhc2"; |
|
|
|
|
qcom,msm-bus,num-cases = <8>; |
|
|
|
|
qcom,msm-bus,num-paths = <1>; |
|
|
|
|
qcom,msm-bus,vectors-KBps = <81 512 0 0>, /* No vote */ |
|
|
|
|
<81 512 1046 3200>, /* 400 KB/s*/ |
|
|
|
|
<81 512 52286 160000>, /* 20 MB/s */ |
|
|
|
|
<81 512 65360 200000>, /* 25 MB/s */ |
|
|
|
|
<81 512 130718 400000>, /* 50 MB/s */ |
|
|
|
|
<81 512 261438 800000>, /* 100 MB/s */ |
|
|
|
|
<81 512 261438 800000>, /* 200 MB/s */ |
|
|
|
|
<81 512 1338562 4096000>; /* Max. bandwidth */ |
|
|
|
|
qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 |
|
|
|
|
100000000 200000000 4294967295>; |
|
|
|
|
|
|
|
|
|
qcom,devfreq,freq-table = <50000000 200000000>; |
|
|
|
|
clocks = <&gcc GCC_SDCC2_AHB_CLK>, |
|
|
|
|
<&gcc GCC_SDCC2_APPS_CLK>; |
|
|
|
|
clock-names = "iface_clk", "core_clk"; |
|
|
|
|
|
|
|
|
|
/* DLL HSR settings. Refer go/hsr - <Target> DLL settings */ |
|
|
|
|
qcom,dll-hsr-list = <0x00076400 0x0 0x0 0x0 0x00040874>; |
|
|
|
|
|
|
|
|
|
status = "disabled"; |
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
qcom,msm-imem@8600000 { |
|
|
|
|
compatible = "qcom,msm-imem"; |
|
|
|
|
reg = <0x08600000 0x1000>; /* Address and size of IMEM */ |
|
|
|
|