Add initial device tree to support sdm855 on rumi, mtp, cdp and qrd platforms. Change-Id: I9a578ddaf01e6f63175dc5a463a2eafb78464185 Signed-off-by: Runmin Wang <runminw@codeaurora.org>tirimbino
parent
7c2257febe
commit
db66e878fe
@ -0,0 +1,22 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
||||
|
||||
/dts-v1/; |
||||
|
||||
#include "sdm855.dtsi" |
||||
#include "sdm855-cdp.dtsi" |
||||
|
||||
/ { |
||||
model = "Qualcomm Technologies, Inc. SDM855 CDP"; |
||||
compatible = "qcom,sdm855-cdp", "qcom,sdm855", "qcom,cdp"; |
||||
qcom,board-id = <1 0>; |
||||
}; |
@ -0,0 +1,11 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
@ -0,0 +1,22 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
||||
|
||||
/dts-v1/; |
||||
|
||||
#include "sdm855.dtsi" |
||||
#include "sdm855-mtp.dtsi" |
||||
|
||||
/ { |
||||
model = "Qualcomm Technologies, Inc. SDM855 MTP"; |
||||
compatible = "qcom,sdm855-mtp", "qcom,sdm855", "qcom,mtp"; |
||||
qcom,board-id = <8 0>; |
||||
}; |
@ -0,0 +1,11 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
@ -0,0 +1,22 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
||||
|
||||
/dts-v1/; |
||||
|
||||
#include "sdm855.dtsi" |
||||
#include "sdm855-qrd.dtsi" |
||||
|
||||
/ { |
||||
model = "Qualcomm Technologies, Inc. SDM855 QRD"; |
||||
compatible = "qcom,sdm855-qrd", "qcom,sdm855", "qcom,qrd"; |
||||
qcom,board-id = <11 0>; |
||||
}; |
@ -0,0 +1,11 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
@ -0,0 +1,23 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
||||
|
||||
/dts-v1/; |
||||
/memreserve/ 0x90000000 0x00000100; |
||||
|
||||
#include "sdm855.dtsi" |
||||
#include "sdm855-rumi.dtsi" |
||||
|
||||
/ { |
||||
model = "Qualcomm Technologies, Inc. SDM855 RUMI"; |
||||
compatible = "qcom,sdm855-rumi", "qcom,sdm855", "qcom,rumi"; |
||||
qcom,board-id = <15 0>; |
||||
}; |
@ -0,0 +1,11 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
@ -0,0 +1,285 @@ |
||||
/* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License version 2 and |
||||
* only version 2 as published by the Free Software Foundation. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
*/ |
||||
|
||||
#include "skeleton64.dtsi" |
||||
|
||||
/ { |
||||
model = "Qualcomm Technologies, Inc. SDM855"; |
||||
compatible = "qcom,sdm855"; |
||||
qcom,msm-id = <339 0x0>; |
||||
interrupt-parent = <&intc>; |
||||
|
||||
cpus { |
||||
#address-cells = <2>; |
||||
#size-cells = <0>; |
||||
|
||||
CPU0: cpu@0 { |
||||
device_type = "cpu"; |
||||
compatible = "arm,armv8"; |
||||
reg = <0x0 0x0>; |
||||
enable-method = "spin-table"; |
||||
cache-size = <0x8000>; |
||||
cpu-release-addr = <0x0 0x90000000>; |
||||
next-level-cache = <&L2_0>; |
||||
L2_0: l2-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x20000>; |
||||
cache-level = <2>; |
||||
next-level-cache = <&L3_0>; |
||||
|
||||
L3_0: l3-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x200000>; |
||||
cache-level = <3>; |
||||
}; |
||||
}; |
||||
}; |
||||
|
||||
CPU1: cpu@100 { |
||||
device_type = "cpu"; |
||||
compatible = "arm,armv8"; |
||||
reg = <0x0 0x100>; |
||||
enable-method = "spin-table"; |
||||
cache-size = <0x8000>; |
||||
cpu-release-addr = <0x0 0x90000000>; |
||||
next-level-cache = <&L2_1>; |
||||
L2_1: l2-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x20000>; |
||||
cache-level = <2>; |
||||
next-level-cache = <&L3_0>; |
||||
}; |
||||
}; |
||||
|
||||
CPU2: cpu@200 { |
||||
device_type = "cpu"; |
||||
compatible = "arm,armv8"; |
||||
reg = <0x0 0x200>; |
||||
enable-method = "spin-table"; |
||||
cache-size = <0x8000>; |
||||
cpu-release-addr = <0x0 0x90000000>; |
||||
next-level-cache = <&L2_2>; |
||||
L2_2: l2-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x20000>; |
||||
cache-level = <2>; |
||||
next-level-cache = <&L3_0>; |
||||
}; |
||||
}; |
||||
|
||||
CPU3: cpu@300 { |
||||
device_type = "cpu"; |
||||
compatible = "arm,armv8"; |
||||
reg = <0x0 0x300>; |
||||
enable-method = "spin-table"; |
||||
cache-size = <0x8000>; |
||||
cpu-release-addr = <0x0 0x90000000>; |
||||
next-level-cache = <&L2_3>; |
||||
L2_3: l2-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x20000>; |
||||
cache-level = <2>; |
||||
next-level-cache = <&L3_0>; |
||||
}; |
||||
}; |
||||
|
||||
CPU4: cpu@400 { |
||||
device_type = "cpu"; |
||||
compatible = "arm,armv8"; |
||||
reg = <0x0 0x400>; |
||||
enable-method = "spin-table"; |
||||
cache-size = <0x20000>; |
||||
cpu-release-addr = <0x0 0x90000000>; |
||||
next-level-cache = <&L2_4>; |
||||
L2_4: l2-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x40000>; |
||||
cache-level = <2>; |
||||
next-level-cache = <&L3_0>; |
||||
}; |
||||
}; |
||||
|
||||
CPU5: cpu@500 { |
||||
device_type = "cpu"; |
||||
compatible = "arm,armv8"; |
||||
reg = <0x0 0x500>; |
||||
enable-method = "spin-table"; |
||||
cache-size = <0x20000>; |
||||
cpu-release-addr = <0x0 0x90000000>; |
||||
next-level-cache = <&L2_5>; |
||||
L2_5: l2-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x40000>; |
||||
cache-level = <2>; |
||||
next-level-cache = <&L3_0>; |
||||
}; |
||||
}; |
||||
|
||||
CPU6: cpu@600 { |
||||
device_type = "cpu"; |
||||
compatible = "arm,armv8"; |
||||
reg = <0x0 0x600>; |
||||
enable-method = "spin-table"; |
||||
cache-size = <0x20000>; |
||||
cpu-release-addr = <0x0 0x90000000>; |
||||
next-level-cache = <&L2_6>; |
||||
L2_6: l2-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x40000>; |
||||
cache-level = <2>; |
||||
next-level-cache = <&L3_0>; |
||||
}; |
||||
}; |
||||
|
||||
CPU7: cpu@700 { |
||||
device_type = "cpu"; |
||||
compatible = "arm,armv8"; |
||||
reg = <0x0 0x700>; |
||||
enable-method = "spin-table"; |
||||
cache-size = <0x20000>; |
||||
cpu-release-addr = <0x0 0x90000000>; |
||||
next-level-cache = <&L2_7>; |
||||
L2_7: l2-cache { |
||||
compatible = "arm,arch-cache"; |
||||
cache-size = <0x40000>; |
||||
cache-level = <2>; |
||||
next-level-cache = <&L3_0>; |
||||
}; |
||||
}; |
||||
|
||||
cpu-map { |
||||
cluster0 { |
||||
core0 { |
||||
cpu = <&CPU0>; |
||||
}; |
||||
|
||||
core1 { |
||||
cpu = <&CPU1>; |
||||
}; |
||||
|
||||
core2 { |
||||
cpu = <&CPU2>; |
||||
}; |
||||
|
||||
core3 { |
||||
cpu = <&CPU3>; |
||||
}; |
||||
}; |
||||
|
||||
cluster1 { |
||||
core0 { |
||||
cpu = <&CPU4>; |
||||
}; |
||||
|
||||
core1 { |
||||
cpu = <&CPU5>; |
||||
}; |
||||
|
||||
core2 { |
||||
cpu = <&CPU6>; |
||||
}; |
||||
|
||||
core3 { |
||||
cpu = <&CPU7>; |
||||
}; |
||||
}; |
||||
}; |
||||
}; |
||||
|
||||
soc: soc { }; |
||||
}; |
||||
|
||||
&soc { |
||||
#address-cells = <1>; |
||||
#size-cells = <1>; |
||||
ranges = <0 0 0 0xffffffff>; |
||||
compatible = "simple-bus"; |
||||
|
||||
intc: interrupt-controller@17a00000 { |
||||
compatible = "arm,gic-v3"; |
||||
#interrupt-cells = <3>; |
||||
interrupt-controller; |
||||
#redistributor-regions = <1>; |
||||
redistributor-stride = <0x0 0x20000>; |
||||
reg = <0x17a00000 0x10000>, /* GICD */ |
||||
<0x17a60000 0x100000>; /* GICR * 8 */ |
||||
interrupts = <1 9 4>; |
||||
}; |
||||
|
||||
timer { |
||||
compatible = "arm,armv8-timer"; |
||||
interrupts = <1 1 0xf08>, |
||||
<1 2 0xf08>, |
||||
<1 3 0xf08>, |
||||
<1 0 0xf08>; |
||||
clock-frequency = <19200000>; |
||||
}; |
||||
|
||||
timer@0x17c00000{ |
||||
#address-cells = <1>; |
||||
#size-cells = <1>; |
||||
ranges; |
||||
compatible = "arm,armv7-timer-mem"; |
||||
reg = <0x17c00000 0x1000>; |
||||
clock-frequency = <19200000>; |
||||
|
||||
frame@0x17c10000 { |
||||
frame-number = <0>; |
||||
interrupts = <0 7 0x4>, |
||||
<0 6 0x4>; |
||||
reg = <0x17c10000 0x1000>, |
||||
<0x17c20000 0x1000>; |
||||
}; |
||||
|
||||
frame@17c30000 { |
||||
frame-number = <1>; |
||||
interrupts = <0 8 0x4>; |
||||
reg = <0x17c30000 0x1000>; |
||||
status = "disabled"; |
||||
}; |
||||
|
||||
frame@17c40000 { |
||||
frame-number = <2>; |
||||
interrupts = <0 9 0x4>; |
||||
reg = <0x17c40000 0x1000>; |
||||
status = "disabled"; |
||||
}; |
||||
|
||||
frame@17c60000 { |
||||
frame-number = <3>; |
||||
interrupts = <0 10 0x4>; |
||||
reg = <0x17c60000 0x1000>; |
||||
status = "disabled"; |
||||
}; |
||||
|
||||
frame@17c70000 { |
||||
frame-number = <4>; |
||||
interrupts = <0 11 0x4>; |
||||
reg = <0x17c70000 0x1000>; |
||||
status = "disabled"; |
||||
}; |
||||
|
||||
frame@17c800000 { |
||||
frame-number = <5>; |
||||
interrupts = <0 12 0x4>; |
||||
reg = <0x17c80000 0x1000>; |
||||
status = "disabled"; |
||||
}; |
||||
|
||||
frame@17c90000 { |
||||
frame-number = <6>; |
||||
interrupts = <0 13 0x4>; |
||||
reg = <0x17c90000 0x1000>; |
||||
status = "disabled"; |
||||
}; |
||||
}; |
||||
}; |
@ -0,0 +1,15 @@ |
||||
/* |
||||
* Skeleton device tree in the 64 bits version; the bare minimum |
||||
* needed to boot; just include and add a compatible value. The |
||||
* bootloader will typically populate the memory node. |
||||
*/ |
||||
|
||||
/ { |
||||
#address-cells = <2>; |
||||
#size-cells = <2>; |
||||
cpus { }; |
||||
soc { }; |
||||
chosen { }; |
||||
aliases { }; |
||||
memory { device_type = "memory"; reg = <0 0 0 0>; }; |
||||
}; |
Loading…
Reference in new issue