|
|
|
@ -110,6 +110,17 @@ |
|
|
|
|
>; |
|
|
|
|
clock-output-names = "scif0", "scif1", "scif2", "scif3", "scif4", "scif5", "scif6", "scif7"; |
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
mstp9_clks: mstp9_clks@fcfe0438 { |
|
|
|
|
#clock-cells = <1>; |
|
|
|
|
compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks"; |
|
|
|
|
reg = <0xfcfe0438 4>; |
|
|
|
|
clocks = <&p0_clk>, <&p0_clk>, <&p0_clk>, <&p0_clk>; |
|
|
|
|
clock-indices = < |
|
|
|
|
R7S72100_CLK_I2C0 R7S72100_CLK_I2C1 R7S72100_CLK_I2C2 R7S72100_CLK_I2C3 |
|
|
|
|
>; |
|
|
|
|
clock-output-names = "i2c0", "i2c1", "i2c2", "i2c3"; |
|
|
|
|
}; |
|
|
|
|
}; |
|
|
|
|
|
|
|
|
|
cpus { |
|
|
|
@ -145,6 +156,7 @@ |
|
|
|
|
<0 162 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<0 163 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<0 164 IRQ_TYPE_LEVEL_HIGH>; |
|
|
|
|
clocks = <&mstp9_clks R7S72100_CLK_I2C0>; |
|
|
|
|
clock-frequency = <100000>; |
|
|
|
|
status = "disabled"; |
|
|
|
|
}; |
|
|
|
@ -162,6 +174,7 @@ |
|
|
|
|
<0 170 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<0 171 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<0 172 IRQ_TYPE_LEVEL_HIGH>; |
|
|
|
|
clocks = <&mstp9_clks R7S72100_CLK_I2C1>; |
|
|
|
|
clock-frequency = <100000>; |
|
|
|
|
status = "disabled"; |
|
|
|
|
}; |
|
|
|
@ -179,6 +192,7 @@ |
|
|
|
|
<0 178 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<0 179 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<0 180 IRQ_TYPE_LEVEL_HIGH>; |
|
|
|
|
clocks = <&mstp9_clks R7S72100_CLK_I2C2>; |
|
|
|
|
clock-frequency = <100000>; |
|
|
|
|
status = "disabled"; |
|
|
|
|
}; |
|
|
|
@ -196,6 +210,7 @@ |
|
|
|
|
<0 186 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<0 187 IRQ_TYPE_LEVEL_HIGH>, |
|
|
|
|
<0 188 IRQ_TYPE_LEVEL_HIGH>; |
|
|
|
|
clocks = <&mstp9_clks R7S72100_CLK_I2C3>; |
|
|
|
|
clock-frequency = <100000>; |
|
|
|
|
status = "disabled"; |
|
|
|
|
}; |
|
|
|
|