[ARM] add Marvell Kirkwood (88F6000) SoC support
The Marvell Kirkwood (88F6000) is a family of ARM SoCs based on a
Shiva CPU core, and features a DDR2 controller, a x1 PCIe interface,
a USB 2.0 interface, a SPI controller, a crypto accelerator, a TS
interface, and IDMA/XOR engines, and depending on the model, also
features one or two Gigabit Ethernet interfaces, two SATA II
interfaces, one or two TWSI interfaces, one or two UARTs, a
TDM/SLIC interface, a NAND controller, an I2S/SPDIF interface, and
an SDIO interface.
This patch adds supports for the Marvell DB-88F6281-BP Development
Board and the RD-88F6192-NAS and the RD-88F6281 Reference Designs,
enabling support for the PCIe interface, the USB interface, the
ethernet interfaces, the SATA interfaces, the TWSI interfaces, the
UARTs, and the NAND controller.
Signed-off-by: Saeed Bishara <saeed@marvell.com>
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
17 years ago
|
|
|
/*
|
|
|
|
* arch/arm/mach-kirkwood/include/mach/io.h
|
[ARM] add Marvell Kirkwood (88F6000) SoC support
The Marvell Kirkwood (88F6000) is a family of ARM SoCs based on a
Shiva CPU core, and features a DDR2 controller, a x1 PCIe interface,
a USB 2.0 interface, a SPI controller, a crypto accelerator, a TS
interface, and IDMA/XOR engines, and depending on the model, also
features one or two Gigabit Ethernet interfaces, two SATA II
interfaces, one or two TWSI interfaces, one or two UARTs, a
TDM/SLIC interface, a NAND controller, an I2S/SPDIF interface, and
an SDIO interface.
This patch adds supports for the Marvell DB-88F6281-BP Development
Board and the RD-88F6192-NAS and the RD-88F6281 Reference Designs,
enabling support for the PCIe interface, the USB interface, the
ethernet interfaces, the SATA interfaces, the TWSI interfaces, the
UARTs, and the NAND controller.
Signed-off-by: Saeed Bishara <saeed@marvell.com>
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
17 years ago
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public
|
|
|
|
* License version 2. This program is licensed "as is" without any
|
|
|
|
* warranty of any kind, whether express or implied.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ASM_ARCH_IO_H
|
|
|
|
#define __ASM_ARCH_IO_H
|
|
|
|
|
|
|
|
#include "kirkwood.h"
|
|
|
|
|
|
|
|
#define IO_SPACE_LIMIT 0xffffffff
|
|
|
|
|
|
|
|
static inline void __iomem *__io(unsigned long addr)
|
|
|
|
{
|
|
|
|
return (void __iomem *)((addr - KIRKWOOD_PCIE_IO_PHYS_BASE)
|
|
|
|
+ KIRKWOOD_PCIE_IO_VIRT_BASE);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void __iomem *
|
|
|
|
__arch_ioremap(unsigned long paddr, size_t size, unsigned int mtype)
|
|
|
|
{
|
|
|
|
void __iomem *retval;
|
|
|
|
unsigned long offs = paddr - KIRKWOOD_REGS_PHYS_BASE;
|
|
|
|
if (mtype == MT_DEVICE && size && offs < KIRKWOOD_REGS_SIZE &&
|
|
|
|
size <= KIRKWOOD_REGS_SIZE && offs + size <= KIRKWOOD_REGS_SIZE) {
|
|
|
|
retval = (void __iomem *)KIRKWOOD_REGS_VIRT_BASE + offs;
|
|
|
|
} else {
|
|
|
|
retval = __arm_ioremap(paddr, size, mtype);
|
|
|
|
}
|
|
|
|
|
|
|
|
return retval;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
__arch_iounmap(void __iomem *addr)
|
|
|
|
{
|
|
|
|
if (addr < (void __iomem *)KIRKWOOD_REGS_VIRT_BASE ||
|
|
|
|
addr >= (void __iomem *)(KIRKWOOD_REGS_VIRT_BASE + KIRKWOOD_REGS_SIZE))
|
|
|
|
__iounmap(addr);
|
|
|
|
}
|
|
|
|
|
|
|
|
#define __arch_ioremap(p, s, m) __arch_ioremap(p, s, m)
|
|
|
|
#define __arch_iounmap(a) __arch_iounmap(a)
|
[ARM] add Marvell Kirkwood (88F6000) SoC support
The Marvell Kirkwood (88F6000) is a family of ARM SoCs based on a
Shiva CPU core, and features a DDR2 controller, a x1 PCIe interface,
a USB 2.0 interface, a SPI controller, a crypto accelerator, a TS
interface, and IDMA/XOR engines, and depending on the model, also
features one or two Gigabit Ethernet interfaces, two SATA II
interfaces, one or two TWSI interfaces, one or two UARTs, a
TDM/SLIC interface, a NAND controller, an I2S/SPDIF interface, and
an SDIO interface.
This patch adds supports for the Marvell DB-88F6281-BP Development
Board and the RD-88F6192-NAS and the RD-88F6281 Reference Designs,
enabling support for the PCIe interface, the USB interface, the
ethernet interfaces, the SATA interfaces, the TWSI interfaces, the
UARTs, and the NAND controller.
Signed-off-by: Saeed Bishara <saeed@marvell.com>
Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
17 years ago
|
|
|
#define __io(a) __io(a)
|
|
|
|
#define __mem_pci(a) (a)
|
|
|
|
|
|
|
|
|
|
|
|
#endif
|